

DOUBLE GATE MOSFET TRANSISTOR AND METHOD FOR
THE PRODUCTION THEREOF

5

Cross-Reference to Related Application:

This application is a continuation of copending International Application PCT/DE00/01714, filed May 26, 2000, which designated the United States.

Background of the Invention:

Field of the Invention:

The invention relates to a method for fabricating a double gate MOSFET transistor and to a double gate MOSFET transistor.

The advancing miniaturization of bulk MOS transistors will encounter its limits in the foreseeable future as a result of the known short-channel effects. However, the principle of the MOS transistor can still continue to be utilized down to
20 channel lengths of 10 nm or even less than that. The precondition is the most extensive possible punch-through of the gate potential through the entire channel region, which is best achieved in so-called double gate MOSFETs in conjunction with a very thin silicon region, as has been shown in the
25 publication by F.G. Pikus et al. in Appl. Phys. Lett. 71, 3661 (1997).

Such transistors have only been able to be realized on a laboratory scale heretofore. Thus, J. P. Colinge et al. proposed, in IEDM 90-595, a method in which, on an silicon on insulator (SIO) substrate, the oxide is removed wet chemically in the region below the transistor channel and the space is later filled with the polysilicon of the rear side gate. However, the method has the disadvantage that the etching cannot be restricted to a small region and, what is more, there is no self-alignment with the top-side gate, which adversely effects the electrical properties.

Furthermore, the reference by H.-S. P. Wong et al., in IEDM 97-427, discloses a process in which the thin silicon channel region is produced by epitaxial growth through a correspondingly thin tunnel. The process appears to be extremely technologically demanding, however.

U.S. Patent No. 5,646,058 describes a double gate MOSFET transistor and a method for fabricating it. The transistor has a web-type channel region that is disposed between a source region and a drain region and, at its two horizontal sides is covered by a gate electrode and a gate oxide lying in between.

In Published, Non-Prosecuted German Patent Application DE 198
03 479 A1, which forms the generic type for the device claim,
and the prior art disclosed therein in figures 49-51, thin-
film transistors are described which are formed above a
5 substrate and an insulation layer and in which at least one
channel, formed as a web between a source region and a drain
region, is completely embedded by a gate region and gate oxide
layers lying in between.

Summary of the Invention:

It is accordingly an object of the invention to provide a
double gate MOSFET transistor and a method for the production
thereof which overcomes the above-mentioned disadvantages of
the prior art methods and devices of this general type, which
results in the most accurate possible alignment of the top-
side and underside gates and, is technologically not too
complex and difficult.

With the foregoing and other objects in view there is
20 provided, in accordance with the invention, a method for
fabricating a double gate MOSFET. The method includes
providing a substrate structure having a silicon substrate
layer, a first insulation layer disposed on the silicon
substrate layer, a first spacer layer disposed on the first
25 insulation layer, and a semiconductor layer disposed on the
first spacer layer. The semiconductor layer is patterned

resulting in a semiconductor layer structure provided as a channel of the double gate MOSFET. A second spacer layer is deposited on the semiconductor layer structure and the first spacer layer. The first and second spacer layers are

5 patterned such that the semiconductor layer structure remains substantially completely embedded in the first and second spacer layers. A second insulation layer is deposited on a structure formed of the first and second spacer layers. Two depressions disposed along one direction are vertically etched, the two depressions are dimensioned such that the semiconductor layer structure is situated completely between them. During the etching of the two depressions, the second insulation layer, the first and second spacer layers and, in each case on both sides, an edge section of the semiconductor layer structure are etched through completely in each case. The depressions are filled with an electrically conductive material. A contact hole is formed in the second insulation layer. The first and second spacer layers are selectively removed through the contact hole made in the second insulation

20 layer. Third insulation layers are applied on inner walls of a region of removed spacer layers and on surfaces of the semiconductor layer structure. A further electrically conductive material is introduced into the region of the removed spacer layers.

Accordingly, the basic principle of the fabrication process according to the invention relates to embedding the semiconductor material of the transistor channel to be formed in a spacer material which is etched out selectively in the course of the process and replaced by the electrically conductive gate electrode material. The channel length is defined by an etching step by which the semiconductor layer, that is to say the channel region, and the spacer material are etched using one and the same mask.

In accordance with an added mode of the invention, there is the step of forming the substrate structure by applying the first insulation layer, the first spacer layer, and the semiconductor layer one after another.

In accordance with an additional mode of the invention, there is the step of recrystallizing the semiconductor layer after being applied by being irradiated with a laser beam.

In accordance with another mode of the invention, the substrate structure is formed by the steps of: providing the silicon substrate functioning as a first semiconductor substrate; applying the first insulation layer on the first semiconductor substrate; providing a second semiconductor substrate; applying the first spacer layer on the second semiconductor substrate; connecting the first and second

semiconductor substrates to one another using a wafer bonding process between the insulation layer and the first spacer layer; and reducing a thickness of the second semiconductor substrate resulting in the semiconductor layer.

5

In accordance with a further mode of the invention, there is the step of forming the first and second spacer layers from silicon nitride.

10 In accordance with another added mode of the invention, there is the step of planarizing the second insulation layer after being deposited.

15 In accordance with another additional mode of the invention, there is the step of carrying out the step of selectively removing the first and second spacer layers through the contact hole made in the second insulation layer.

20 In accordance with another further mode of the invention, there are the steps of forming the electrically conductive material from doped polycrystalline silicon, metal or silicide and forming the doped polycrystalline silicon by chemical vapor phase deposition and the doping is performed during the deposition.

25

In accordance with an added mode of the invention, there is the step of using a selectively acting, wet-chemical etching step for removing the first and second spacer layers.

5 In accordance with another mode of the invention, there is the step of applying the third insulation layers using a thermal oxidation process.

10 In accordance with an additional mode of the invention, there is the step of producing a relatively thin oxide layer on the surface of the semiconductor layer structure and producing a relatively thick oxide layer on the inner walls of the region of the removed spacer layers.

15 In accordance with another mode of the invention, there are the steps of forming the further electrically conductive material from doped polycrystalline silicon, metal or silicide; and forming the doped polycrystalline silicon by chemical vapor phase deposition and a doping is performed
20 during the chemical vapor phase deposition.

In accordance with a further mode of the invention, there are the steps applying an oxide layer as the first insulation layer, applying a silicon layer as the semiconductor layer,
25 depositing an oxide layer as the second insulation layer, and applying oxide layers as the third insulation layers.

In accordance with a concomitant mode of the invention, there is the step of using arsenic atoms or phosphorous atoms in the doping process.

5

With the foregoing and other objects in view there is provided, in accordance with the invention, a double gate MOSFET. The MOSFET includes a substrate, a first insulation layer disposed on the substrate, a semiconductor layer structure having horizontal surfaces and vertical surfaces, and a gate electrode disposed on the first insulation layer. The gate electrode completely surrounds the horizontal surfaces of the semiconductor layer structure, and the semiconductor layer structure is embedded in the gate electrode. A source region is disposed on the first insulation layer. A drain region is disposed on the first insulation layer, the source region and the drain region are disposed on opposite sides of the semiconductor layer structure and of the gate electrode, the source region and the drain region are contact-connected to the vertical surfaces of the semiconductor layer structure. A second insulation layer is disposed on the first insulation layer and the gate electrode. The second insulation layer has a contact hole formed therein for making contact with the gate electrode in a region of the gate electrode at a lateral distance from the semiconductor layer structure. Third insulation layers are

disposed on the gate electrode, the source region and the drain region.

In accordance with an added feature of the invention, the gate
5 electrode, the source region, and/or the drain region is formed from doped polycrystalline silicon, metal or silicide.

Other features which are considered as characteristic for the invention are set forth in the appended claims.

10 Although the invention is illustrated and described herein as embodied in a double gate MOSFET transistor and a method for the production thereof, it is nevertheless not intended to be limited to the details shown, since various modifications and
15 structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention,
20 however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

Fig. 1 is a diagrammatic, plan view of geometric ratios of regions to be processed during a fabrication process according to the invention;

Fig. 2 is a cross-sectional view taken along the line II-II after an application of a silicon layer provided for a transistor channel;

Fig. 3 is a cross-sectional view taken along the line III-III after a patterning of the silicon layer and an application of a second nitride layer;

Fig. 4 is a cross-sectional view taken along the line IV-IV after an application of a second oxide layer and etching of a contact hole; and

Fig. 5 is a cross-sectional view taken along the line V-V of the double gate MOSFET.

Description of the Preferred Embodiments:

Referring now to the figures of the drawing in detail and first, particularly, to Fig. 2 thereof, there is shown a so-called silicon on insulator (SIO) starting substrate containing a substrate 1, such as an silicon wafer, to which

are subsequently applied a first oxide layer 2, a first spacer layer 3 made of silicon nitride (SiN) and a semiconductor layer 4 being a silicon layer in the present case. Such a starting substrate can be fabricated by wafer bonding, for example, in that, separately from one another, an oxide layer is grown on a first silicon wafer and a nitride layer is grown on a second silicon wafer and the two silicon wafers are fixed to one another at the oxide and nitride layers by a wafer bonding method known per se in the prior art. Afterwards, during the process, the second silicon wafer has to be brought to the desired thickness by polishing and/or etching. As an alternative to the fabrication process, the structure shown in Fig. 2 can also be obtained by successive deposition of the layer construction shown and by subsequent recrystallization, for example laser recrystallization of the silicon grown in polycrystalline form. However, it is also theoretically conceivable to leave the semiconductor layer 4 in the polycrystalline state with a small crystallite size or even in the amorphous state. Although the mobility is restricted to a relatively great extent in this state, the small volume of the channel region and the complete punch-through of the gate potential nonetheless give rise to the prospect of a feasible power of the component even in that case. During fabrication, the complex recrystallization method could then be dispensed with.

Afterwards, the silicon layer 4 is patterned by a suitable method to leave a semiconductor layer structure 4A (Fig. 3), a rectangular region in the present case, as is shown by the solid line in Fig. 1.

5

The rectangular region 4A is subsequently overgrown by a second spacer layer 5 made of SiN, with the result that it is completely enclosed by the SiN material, as is illustrated in Fig. 3. As will become evident further below, the SiN material serves as a spacer material for a gate electrode that is to be used in its place.

10

15

The spacer layers 3 and 5 are subsequently patterned by a suitable method in such a way that a region thereof remains, as is shown by the broken line in Fig. 1 and as shown in Fig. 4. The region has essentially two rectangular sections that are connected to one another by a web. The upper rectangular region in the illustration in Fig. 1 contains the embedded semiconductor layer structure. Outside the region of the broken line in Fig. 1, the first oxide layer 2 is situated at the surface.

20

25

A second oxide layer 6 is then deposited onto the structure and its surface is subsequently planarized, as can be seen in Fig. 4. The planarization may be effected by chemical mechanical polishing, for example.

Afterwards, in the dash-dotted regions in Fig. 1, vertical depressions 7A, 7B are etched into the structure. For each of the depressions 7A, 7B, the first and second spacer layers 3, 5 and, in each case on both sides, an edge section of the semiconductor layer structure 4A being etched through completely in each case, as can be seen in Fig. 5. In the plan view of Fig. 1, the dashed-dotted regions to be etched lie opposite one another on the short sides of the rectangular silicon region 4A, a slight overlap with the rectangular silicon region existing on both sides. During the etching, then, the rectangular silicon region 4A is incipiently etched in both depressions 7A, 7B. In the etched depressions, then, the respective ends of the silicon region 4A are uncovered at respective inner walls. As can furthermore be discerned in Fig. 5, the nitride layers 3, 5 and the silicon layer 4 are etched through completely into their depth, with the result that the oxide layer 2 is slightly incipiently etched at the surface. The oxide layer 2 can also be used as an etching stop layer for the etching operation.

Source and drain regions are subsequently fabricated in the depressions 7A, 7B by filling the depressions with electrically conductive material 20. The material 20 may be, for example, highly doped polysilicon, a metal or a metal silicide. The material 20 must be deposited slowly, so that

the depressions 7A, 7B are filled to an appreciable extent before the opening grows over. After the method step, the source and drain regions 20 are thus in contact with the silicon region 4A on both sides. In this case, too, the surface is subsequently planarized, which can be carried out for example by etching back or chemical mechanical polishing.

A first contact hole 8A is then made in the oxide layer 6 in the region of the lower rectangular section of the nitride layers (see Fig. 1). The result is shown in Fig. 4 in a cross-sectional view along the line IV-IV in Fig. 1.

Afterwards, the spacer silicon nitride layers 3, 5 are etched out selectively, for example wet-chemically through the contact hole 8A. The result obtained is a structure in which a freely suspended silicon web (reference symbol 4A), provided as the channel region of the transistor to be fabricated, is held only at its ends by the source and drain regions 20, as shown in Fig. 5.

Afterwards, insulation layers 9 are formed by thermal oxidation, for example. In this case, a relatively thin gate oxide forms on the silicon web 4A and, in the case where doped polycrystalline silicon is used for the source and drain regions 20, a thicker thermal oxide simultaneously forms on the source and drain regions 20, as can be discerned in Fig. 5, on account of the increase in the oxide growth rate with

the degree of doping. Consequently, a relatively thick thermal oxide is also formed on the surface of the source and drain regions 20.

5 A gate electrode 10 is then formed in the etched-free regions in which the spacer silicon nitride layers 3, 5 were previously situated. This is preferably done by chemical vapor phase (CMP) deposition of highly doped polysilicon, followed by planarization of the surface of the structure. 10 The doping is effected in situ in this case, that is to say during the deposition, and the doping material is phosphorus, for example, which makes the semiconductor n-conducting. However, a metal or a metal silicide may also be deposited as gate electrode. Afterwards, the surface is again planarized 15 by etching back or chemical mechanical polishing.

By virtue of the fact that the etching of the depressions 7A, 7B is carried out using one and the same mask, the channel length and the position of the gate electrodes are thus 20 defined simultaneously, as a result of which the gate electrodes are aligned very accurately with one another.

In the state of the component as shown in Fig. 5, the source and drain regions 20 are not yet provided with metal contacts. 25 Accordingly, contact holes 8B, 8C are finally also made in the oxide layers of the source and drain regions 20, as shown by

the dotted lines in Fig. 1. The contact holes 8B, 8C are finally metallized, source and drain contacts thereby being fabricated.